

Discrete/UMA Schematics Document

Sandy Bridge

Intel PCH

2011-01-19

REV : XXX

DY :None Installed
UMA:UMA platform installed
PARK:DIS PARK platform installed
MADISON:DIS MADISON platform installed
Colay :Manual modify BOM
MUX : PX

BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A3

Document Number

LZ57

Rev

-1

Date:


Tuesday, March 29, 2011

Sheet

1

of

102



SYSTEM DC/DC RT8208B 48		CPU DC/DC NCP6131 42-44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	GD85V_S0	DCBATOUT	VCC_CORE
SYSTEM DC/DC UP6111CQHC 45		INPUTS	OUTPUTS
DCBATOUT	ID05V_VTT	SYSTEM DC/DC UP6183AQAG 41	
SYSTEM DC/DC UP6183AQAG 41		INPUTS	OUTPUTS
DCBATOUT	SV_AUX_S5 3D3V_AUX_S5 SV_S5 3D3V_S5	SYSTEM DC/DC UP6111C 46	
SYSTEM DC/DC UP6111C 46		INPUTS	OUTPUTS
DCBATOUT	ID05V_S3 DDR_VREF_S3	SYSTEM DC/DC NCP5911 44	
SYSTEM DC/DC NCP5911 44		INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE	VGA RT8208B 92	
VGA RT8208B 92		INPUTS	OUTPUTS
DCBATOUT	VGA_CORE	TI CHARGER BQ24745 40	
TI CHARGER BQ24745 40		INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT	LDO RT9025 47	
LDO RT9025 47		INPUTS	OUTPUTS
3D3V_S5	ID6V_S0	SYSTEM DC/DC G9091-180T11U 24, 93	
SYSTEM DC/DC G9091-180T11U 24, 93		INPUTS	OUTPUTS
3D3V_S5	ID05V_S5	3D3V_S0	1D6V_VGA_S0
LDO RT9026 46		INPUTS	OUTPUTS
5V_S5	OD75V_S0	PCB LAYER	
PCB LAYER		L1:Top	L5:VCC
		L2:GND	L6:Signal
		L3:Signal	L7:GND
		L4:Signal	L8:Signal

Name		Schematics Notes
SPKR		Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ
INIT3_3V#		Weak internal pull-up resistor. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51		GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. Note: CRB recommends 1-kohm pull-down for PD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
SPI_MOSI		Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury:left floating, no pull-down required.
NV_ALE		Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury:left floating (internal pull-down)
NC_CLE		DMI termination voltage. Weak internal pull-up. Do not pull low.
HDA_DOCK_EN# /GPIO[33]		Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for PD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO		Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC		Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15		Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8		GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27		Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

PCIe Routing

LANE1	Mini Card2 (WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1 (WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETS de assertion 0: PEG Wait for BIOS for training	


POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
SV_S0 3DV_S0 1DBV_S0 1DV_S0 1DVSV_VTT 1DVSV_S0 1DVSV_VTT 1DVSV_S0 VCC_CORE VCC_SFPCORE 1DBV_VGA_S0 3DV_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 1.3V 1V	ACTIVE IN	CPG Core Rail Graphics Core Rail
SV_DESK_S3 1DVSV_S3 DEK_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT SV_S5 SV_AUX_S5 3DV_S5 3DV_AUX_S5	4V-14.1V 4V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3DV_LAN_S5	3.3V	WOL_EN	Legacy WOL
3DV_AUX_EMC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3DV_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and V3ALM in Sx

SMBus ADDRESSES


I ² C / SMBus Addresses	Ref Des	Address	HURON RIVER QSB
Device			Hex Bus
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH ADP			ENGL1_CLK/ENGL1_DATA ENGL1_CLK/ENGL1_DATA ENGL1_CLK/ENGL1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital POC G-Sensor MIPI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

緯創資通		Wistron Corporation	
		21F, 6th, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number LZ57		Rev -1
Date: Tuesday, March 29, 2011	Sheet 3	of	102







C




B



A



SSID = CPU

http://hobi-elektronika.net





BOM

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File	
CPU (DDR)	
Size A3	Document Number LZ57
Date: Tuesday, March 29, 2011	Sheet 6 of 102




http://hobi-elektronika.net



PEG AND DDR

CORE SUPPLY






SENSE LINES



BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VCC CORE)			
Size	Document Number		Rev
Custom	LZ57		-1
Date:	Tuesday, March 29, 2011	Sheet 8 of	102



20100721 standard schematic update

BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC GFXCORE)


Size

LZ57

Date _____

SSID = CPU

http://hobi-elektronika.net



BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
CPU (VSS)			
Size A3	Document Number LZ57	Rev -1	
Date: Tuesday, March 29, 2011		Sheet 10 of	102

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 12 of 102	

(Blanking)

BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 13 of 102
2			1

SSID = MEMORY

2nd = 62.10024.E01

BOM		 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		DDR3-SODIMM1	
Size	Document Number		Rev
Custom	L757		-1
Name	Uspolov, Nikolai 20 0711	Sheet	14 of 152



(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR3-SODIMM2			
Size A4	Document Number LZ57		Rev -1
Date:	tuesday, March 29, 2011	Sheet 16 of	102
2	1	1	












SSID = PCH

http://hobi-elektronika.net


Deep S4/S5 Supported

Deep S4/S5 Not Supported

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.



For platforms not supporting Deep S4/S5
1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
2.DPWROK and RSMRST# will rise at the same time (connected on board)
3.SLP_SUS# and SUSACK# are left as 'no connect'
4.SUSWARN# used as SUSPWRDNACK/GPIO30



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File
Size A3
Date: Tuesday, March 29, 2011

Document Number
PCH (DM I/FDI/PM)
LZ57



Sheet 19 of 102

Rev -1







SSID = PCH

http://hobi-elektronika.net





PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: PCH (SPI/RTC/LPC/SATA/IHDA)
Size: LZ57
Date: Tuesday, March 29, 2011
Sheet: 21 of 102





SSID = PCH

http://hobi-elektronika.net




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





File
Size
K3
Document Number
PCH (VSS)
LZ57
Date: Tuesday, March 29, 2011
Sheet 25 of 102
Rev -1


(Blanking)

BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 26 of 102
2	1		







blanking

BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title reserved			
Size A4	Document Number LZ57		Rev -1
Date: Tuesday, March 29, 2011		Sheet 30 of 102	

BOM		A	
		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wz Rd., Hsichui, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN RTL8111E		Rev -1	
Size	Document Number		
LA57			
Date:	Tuesday, March 29, 2011	Sheet	31 of 102

BOM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RTS5159 (CARD READER)

Size A3

Document Number

Rev

Date: Tuesday, March 29, 2011

Sheet 32 of 102

-1

(Blanking)


BOM


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 33 of 102
D			E

(Blanking)

BOM


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 34 of 102
2			1






SSID = Reset.Suspend


Run Power



SB 0923'10




Wistron Corporation	
Wistron Corporation	
27F, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100	
Power Plane Enable	
LZ57	
-1	




ROM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File		DCIN_JACK	
Size		Document Number	Rev
		LZ57	-1
Date: Tuesday, March 29, 2011		Sheet 38	of 102



BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
File		BATT_CONN	
Size	Document Number	LZ57	Rev -1
Date: Tuesday, March 29, 2011	Sheet 39 of 102		








DOM

群創資通 Wistron Corporation
2/F, 36, Sec. 1, Hsin-Tsai Rd., Hsinchu, Taiwan, R.O.C.


Doc DC/DC 3D3V5V
Document Number LZ57
Rev. 1.0, March 28, 2011








TPS51218 for 1D5V




RT9026 for 0D75V_S3



RT9025 for 1D8V_S0


RT8015B for 1D8V_S0



BCM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		1D8V_RT9025
Doc	Document Number	LZ57
Date	Tuesday, March 28, 2011	Sheet 47 of 102
		Rev -1





SSID = VIDEO



http://hobi-elektronika.net

CAMERA POWER



LVDS CONNECTOR




For EMI request
Close to LVDS connector



Panel BL brightness/Power En/BL En



SSID = VIDEO





BOM			
緯創資通 Wistron Corporation			
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
LCD Connector			
Size			
Document Number			
LZ57			
Date: 10/25/2011			
Sheet 49 of 102			




HDMI Passive Level Shifter

Close to HDMI Connector





HDMI DDC Passive Level Shifter

20100727 modify, KBC isn't use.



20100727 follow intel design guide



BOM		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
			
Title			
HDMI Level Shifter/Connector			
Size A3		Rev -1	
Date: Tuesday, March 29, 2011		Sheet 51 of 102	
L257			

(Blanking)

(Blanking)

BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
S-VIDEO			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 53 of 102
2			1

(Blanking)


BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 54 of 102
2			1

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.





BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size	Document Number		Rev
A4	LZ57		-1
Date:	tuesday, March 29, 2011	Sheet 55 of	102

<http://hobi-elektronika.net>
SATA HDD Connector


SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 20 mil


Mars:
Exchange ODD and ESATA differential pair each other.




SATA Zero Power ODD



SUPPORT ZERO SATA ODD

BOM		 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
Size A3		Document Number HDD/ODD LZ57	
Date: Tuesday, March 29, 2011		Sheet 56 of 102	Rev -1

INTERNAL STEREO SPEAKERS



BOM

緯創資通 Wistron Corporation
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.

Title			MIC/SPEAKER/AUDIO JACK
Size	Document Number	Rev	
A3	L757	-1	
Date: Tuesday, March 25, 2011			Sheet 58 of 102

Reserved

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number	Rev	
A3	LZ57	-1	
Date:	Tuesday, March 25, 2014	Sheet	59 of 102

http://hobi-elektronika.net

20100629 SA

the same page 23 VCCSPI power

RTC_AUX_SS

3.3V_AUX_SS

O6001

2

1

CH719PPT

RTC_PWR

+RTC_VCC

RTS02

MR021-GP

ACES-CON3-1-GP-U1

RTC1

2N.F0984.003

83.R0304.081

2nd = 83.00040.E81



Width=20mils

20.F0735.003

BOM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Flash/RTC			
Size A3	Document Number LZ57	Rev -1	
Date: Tuesday, March 29, 2011	Sheet 60	of 102	




I/O Board USB Power

BOM		緯創資通 Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		USB Power SW	
Size A3	Document Number	LZ57	Rev -1
Date: Tuesday, March 29, 2011		Sheet 61 of 102	





SSID = User.Interface
Bluetooth Module conn.

Bluetooth Module



EC6302 put near
BLUE1 / all USB
put one choke
near connector
by EMI request



20.F0772.006

2ND = 20.F1804.006


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Bluetooth			
Size A4	Document Number LZ57		Rev -1
Date:	Tuesday, March 29, 2011	Sheet 63 of	102





Sheet 64 of 102

Mini Card Connector(802.11a/b/g/n)



SSID = Wireless

Place near MINI Card CONN




LA5720.F1518.052


BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		WWAN Connector	
Size	A3	Document Number	LZ57
Date:	Tuesday, March 29, 2011	Sheet	68 of 102
		Rev	-1




LA57
20.10073.001







2nd = 84.2N702.J31
1015 SB : add this
84.2N702.E31

BOM	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
SIM CARD	
Size	Document Number
A3	LZ57
Date:	Thursday, March 29, 2012
Sheet	67 of 102
Rev	-1




elektronika





BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size A4	Document Number LZ57		Rev -1
Date:	Tuesday, March 29, 2011	Sheet 70 of	102



BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size

A4

Document Number

LZ57

Rev

-1

Date: Tuesday, March 29, 2011

Sheet 71 of 102

(Blanking)

BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 72 of 102
2			1

(Blanking)

BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 73 of 102
2			1

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARD Reader CONN			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 74 of 102
2			1

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title New Card			
Size A4	Document Number LZ57		Rev -1
Date: Tuesday, March 29, 2011	Sheet 75	of 102	

(Blanking)

BOM



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 76 of 102
2			1

(Blanking)



BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 77 of 102
2			1


LED Bord CONN.



LZ57 => Analog Mic => Add analog circuit.
LA57 => Digital Mic




G-Sensor



STMicro LIS34AL: 74.00034.0BZ
ADXL335 : 74.00335.0BZ

Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.



	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

BOM

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
G-Sensor	
Size Custom	
Date: Tuesday, March 29, 2011	
Sheet 79 of 102	
Rev -1	

(Blanking)



BOM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date: Tuesday, March 29, 2011		Sheet 80 of 102	

(Blanking)

BOM


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	LZ57		-1
Date:	Tuesday, March 29, 2011		Sheet 81 of 102
2			1








BOM





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
IO Board Connector		
Size	Document Number	Rev
A3	LZ57	-1
Date: Tuesday, March 29, 2011		
Sheet 82 of 102		









Should be placed near GFX

Should be placed near GFX

HARMONY 27MHz
12P 308Pm
12X350G

Follow R23 same as LA46





I2CA=>CRT, I2CC=>LVDS.



TABLE VIDEO MEMORY

	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0010	Samsung 64Mx16 0011
ROM_SI	72.52G63.00U	72.42164.C0U	72.51G63.C0U	72.41164.H0U
PD R8627	34.8Kohm	45.3Kohm	15Kohm	20Kohm
	64.34825.6DL	64.45325.6DL	64.15025.6DL	64.20025.6DL




LOGIC

TABLE NVIDIA


	N1P-GE DEV ID: 0xDF5 0101	N1P-GV DEV ID: TBD	N1P-GV1 DEV ID: 0xDF7	N1P-GS DEV ID: 0xDF0	N12M-GE DEV ID: 0xA7A 1010	N11M-GE2 DEV ID: 0xA70
STRAP2	PD R8635 30Kohm 64.30025.6DL	TBD	PD R8635 45Kohm 64.45325.6DL	PD R8635 5Kohm 64.51015.6DL	PU R8634 15Kohm 64.15025.6DL	PD R8635 5Kohm 64.51015.6DL

LOGIC







FB CMD mapping Mode D-N12x





DG requires 4x0.1uF and 8x1.0uF per VRAM chip



VIDEO FRAME BUFFER PORT A

 Wistron Corporation 21F, 6th Sect. 1, Hsin Tai San Rd., Hsinshui, Taipei Hsien 221, Taiwan, R.O.C.			
VRAM CHANNEL-A			
File			
Size A2	Document Number	L257	Rev -1
Date:	Tuesday, March 29, 2011	Printed	38 of 102

BOM			
		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinshih, Taichung Hsien 221, Taiwan, R.O.C.	
File			
VRAM CHANNEL-A			
Doc A2	Document Number		Rev -1
LZ57			
Date: Tuesday, March 29, 2011		Printed: 02	of 102



DG requires 4x0.1uF and 8x1.0uF per VRAM chip




VIDEO FRAME BUFFER PORT C


BSM	
緯創資通	
Wistron Corporation	
2/F, 88, Sec. 1, Hsin-Tai Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
VRAM CHANNEL-C	
Title	
Doc No.	Document Number
	LZ57
Date	Version
Thursday, March 29, 2011	1
Revised	By
Page	1

 Wistron Corporation 21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsuehshan, Taipei Hsien 221, Taiwan, R.O.C.	
VRAM CHANNEL-C	
Size A2	Document Number LZ57
Rev -1	
Date: Tuesday, March 29, 2001	Sheet 91 of 102






+3VS to 1.8V Transfer





183V_S0_NV = IPFA_I0VDD & IPFB_I0VDD, it should be the latest ramp up rail.

1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



(Blanking)

(Blanking)

BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		CRT Switch	
Size	Document Number	Rev	
A3	LZ57	-1	
Date:	Tuesday, March 29, 2011	Sheet	95 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TOUCH PANEL			
Size A4	Document Number LZ57		Rev -1
Date:	Tuesday, March 29, 2011	Sheet 96 of	102


CPU Plate






VGA Std-Off



Structure boss




MiniPCI Std-Off



POWER TESTING POINT--TOP





POWER TESTING POINT--Bottom



Check test point



Test Point放在Dimm Door打開可量測處



BOM


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
UNUSED PARTS/EMI Capacitors		
Size	Document Number	Rev
A3	L757	-1
Date: Tuesday, March 25, 2014	Sheet 97 of 102	

(Blanking)


BOM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size A4	Document Number LZ57		Rev -1
Date:	tuesday, March 29, 2011	Sheet 98 of	102
2	1	1	







PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



BOM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.

Title			Rev
Thermal/Audio Block Diagram			-1
Doc	Document Number		
Custom	LZ57		
Date:	1/26/2011	Sheet	102 of 102